

Title	Page
Cover Sheet	1
Block Diagram	2
CPU-CLK/Control/MISC/PEG ,CPU-Memory	3,4
CPU-Power ,CPU-GND	5,6
DDR III DIMM 1 ,DDR III DIMM 2	7,8
CP-PCI /E/DMI/USB/CLK	9
CP-SATA/HOST/FAN/GPIO/VGA	10
CP-SMB/LPC/AUDIO/RTC/RST	11
CP-POWER,GND/NVRAM	12,13
CP STRAPS	14
Reserved	15
SIO-Fintek F171808A	16
Reserved	17
BIOS Request Form	18
HDMI OUT	19
LAN-RTL8111E	20
Audio Codec ALC887	21
USB Connector	22
SATA / FAN Control	23
ACPI Controller UPI	24
CP / CPU_SA Power	25
DDR Power - NCP5217	26
CPU_VTT - NCP5217	27
CPU CORE -NCP6151	28
VCCP AND CPU_GFX POWER	29
ATX/EMI/HOTKEY/LED	30
Manual Parts	31
CPU/PCH XDP	32
CARD READER-RTS5159	33
Scaler Circuit	34,35
Mini PCIE Slot	36
System Power 3V/5V	37
NEC-USB3.0	38
GPU Circuit	39~52
EDP / LVDS Connector	53,54
Power Delivery	55
History	56

MS-AC71

Ver: 1.1

Intel -SugarBay plamform

CPU:

INTEL-Sandy bridge LGA1155

System Chipset:

INTEL-Cougar Point

OnBoard Chipset:

HD Audio Codec:ALC887

LAN-RTL8111E

SIO:Fintek F171808A

Main Memory:

DDRIII (1066/1333MHz) * 2 (Dual Channel)

Expansion Slots:

MINIPCI Express (X1) Slot * 2

PWM:

Controller:NCP6131 3+1Phase

Other:


SATA(SATA2-300MB/s) *2





USB2.0 *4

USB3.0 *2

HDMI OUT*1

MS-AC71 (MS-AC711)






PEG CONFIG TABLE			
SEL2	SEL1	SEL0	PCIE CONFIG
1	1	1	1 X 16
1	1	0	2 X 8




MICRO-STAR INT'L CO.,LTD

MS-AC71

Size Custom | Document Description CPU-CNTL/CLK/MISC | Rev 1.1

Date: Monday, January 10, 2011 | Sheet 3 of 56







9.32 XDP_CPU_BCLK_P XDP_CPU_BCLK_P
9.32 XDP_CPU_BCLK_N XDP_CPU_BCLK_N

CRB 0.7 107 page


SODIMM#A



H=11mm



CHANNEL A V_SM_VTT DECOUPLING CAPS




MICRO-STAR INT'L CO.,LTD



MS-AC71

Size	Document Description	Rev
C	DDR III SODIMM 1	1.1
Date: Monday, January 10, 2011	Sheet 7 of 56	

4 MEM_MB_ADD[15..0] >>





DDR3SODIMM-204PS WHITE-RH-1





MS-AC71

Size C	Document Description DDR III SODIMM 2	Re
Date: Monday, January 10, 2011	Sheet 8 of 56	

H61 SKU:USB ports 6, 7, 12 and 13 are disabled.






Pair		Device	OC
EHC1#1	0	USB Ext. Port ?	OC#0
	1	USB Ext. Port ?	OC#0
	2	USB Ext. Port ?	OC#1
	3	USB Ext. Port ?	OC#1
	4	-	
	5	Card Reader	
	6	X	
EHC1#2	7	X	
	8	Mini card (WLAN)	
	9	Mini card (TV)	
	10	Webcam	
	11	Touch Screen	
	12	X	
	13	X	




MS-AC71

Size C	Document Description CP PCI/E/DMI/USB/CLK	Rev 1.
Date: Monday, January 10, 2011		Sheet 9 of 56


H61 SKU:SATA ports 2 and 3 are disabled.




GPIO FOR BIOS



No VGA(pull down)



Enable VGA (CTRLCLK/DATA PULL HIGH)



MICRO-STAR INT'L CO.,LTD

MS-AC71

Size Custom	Document Description CP SATA/HOST/FAN/GPIO/VGA	Rev 1.1
Date: Monday, January 10, 2011		Sheet 10 of 56








Table 3-7. VCCPLL Decoupling Requirements


Capacitance	Qty	ESR (each)	ESL (each)	Filter	Placement	Notes
Aluminum Electrolytic 220µf	1	77mΩ	3.3nH	Output	North of processor - as close to RM keep-out as possible	1
10µf 0805 XSR	1	3mΩ	0.51nH	Output		1,2,3

5VREF & 5VREF_SUS Sequencing Circuit




PCH decoupling cap






MICRO-STAR INT'L CO.,LTD
MS-AC71
Size Custom Document Description
CP POWER
Date: Monday, January 10, 2011 Sheet 12 of 56







DMI/FDI TERMINATION VOLTAGE
DC COUPLED: TX/RX TO VCC ISF SAMPLED HIGH
DC COUPLED: TX/RX TO VSS IF SAMPLED LOW
AC COUPLED: TX SET TO VCC/2, RX SET TO VSS REGARDLESS OF THIS STRAP



CP REQUIRED STRAPS

BOOT DEVICE	GNT1	SATALGP/GPIO19
LPC	0	0
PCI	0	Floating
SPI	Floating	Floating



1: INIT3_3V to asserted for 16 PCI clock to reset the processor by some evens occur.
0: Can not to reset the processor.



INTVRMEN
0: DISABLE INTERNAL VRM
1: ENABLE INTERNAL VRM *

When these voltage regulators are enabled, the integrated GbE only operates at 10/100 Mbps during S3-S5.




DSWVRMEN
0 : Disable Internal Deep Sleep 1.05 V regulators.
1 : Enable Internal Deep Sleep 1.05 V regulators.

This signal enables the internal Deep sleep 1.05 V regulators. Must be connected even when not supporting DSW.




HDA_SYNC
OD PLL VR SUPPLY SEL
0: 1.8V SUPPLY *
1: 1.5V SUPPLY




HDA_SDO
Disable ME in Manufacturing Mode
when pull LOW ????


HDA_SDO has internal pull down.
Default should be connected to SDIN of codec, no pull up/down.
To Disable ME need to have a jumper to pull high



GPIO15
0 : TLS CIPHER SUITE WITH NO CONFIDENTIALITY *
1 : TLS CIPHER SUITE WITH CONFIDENTIALITY




DMI/FDI TERMINATION VOLTAGE
DC COUPLED: TX/RX TO VCC ISF SAMPLED HIGH
DC COUPLED: TX/RX TO VSS IF SAMPLED LOW *?
AC COUPLED: TX SET TO VCC/2, RX SET TO VSS REGARDLESS OF THIS STRAP




SPKR
0 : EN TCO REBOOT *
1 : DIS TCO REBOOT



In Deep Sleep Power Well.
If not used, require a weak pull-up(8.2k-10k) to VccDSW3_3




Cougar point EDS PAGE:93 This signal should not be pull high





Cougar point EDS PAGE:93 This signal should not be pull high



MICRO-STAR INT'L CO.,LTD			
MS-AC71			
Size Custom	Document Description CP STRAPS		Rev 1.1
Date: Monday, January 10, 2011		Sheet 14 of 56	












	MICRO-STAR INT'L CO.,LTD		
	MS-AC71		
	Size	Document Description	Rev
	Custom	EC-ENE KB3930	1.1
	Date: Monday, January 10, 2011		Sheet 15 of 56



MICRO-STAR INT'L CO.,LTD		
MS-AC71		
Size C	Document Description CRT	Rev 1.1
Date: Monday, January 10, 2011		Sheet 17 of 56

PCH






GPIO	Alt Func	Type	POWER	SMI	TOL	DEFAULT	SIGNAL NAME	Pull up or Pull down	BIOS
GPIO0	BMBUSY#	I/O	CORE	Y	3.3V	GPI	NEC_SMIB	Pull-up 10K to VCC3	GPI
GPIO1		I/O	CORE	Y	3.3V	GPI	WLAN2_PWRON		GPO
GPIO2	PIRQE#	I/OD	CORE	Y	5V	GPI	PIRQE#	Pull-up 8.2K to VCC3	No USE
GPIO3	PIRQF#	I/OD	CORE	Y	5V	GPI	PIRQF#	Pull-up 8.2K to VCC3	No USE
GPIO4	PIRQG#	I/OD	CORE	Y	5V	GPI	PIRQG#	Pull-up 8.2K to VCC3	No USE
GPIO5	PIRQH#	I/OD	CORE	Y	5V	GPI	PIRQH#	Pull-up 8.2K to VCC3	No USE
GPIO6		I/O	CORE	Y	3.3V	GPI	BKLT-	Pull-up 10K to VCC3	GPI
GPIO7		I/O	CORE	Y	3.3V	GPI	BKLT+	Pull-up 10K to VCC3	GPI
GPIO8	Unmultiplexed	I/O	Suspend	Y	3.3V	GPO	PCH_GPIO8	Pull-down 1K to GND	No USE
GPIO9	OC5#	I/O	Suspend	Y	3.3V	Native	OC5#	Pull-up 10K to 3VSB	Native
GPIO10	OC6#	I/O	Suspend	Y	3.3V	Native	OC6#	Pull-up 10K to 3VSB	Native
GPIO11	SMBALERT#	I/O	Suspend	Y	3.3V	Native	PCH_GPIO11	Pull-up 10K to 3VSB	No USE
GPIO12	LAN_PHY_PWR_CTRL	I/O	Suspend	Y	3.3V	Native	(NC)		No USE
GPIO13	HDA_DOCK_RST#	I/O	Suspend	Y	3.3V	GPI	SIO_PME#		No USE
GPIO14	OC7#	I/O	Suspend	Y	3.3V	Native	OC7#	Pull-up 10K to 3VSB	Native
GPIO15	Unmultiplexed	I/O	Suspend	Y	3.3V	GPO	SPI_HOLD_GPO#	Internal pull-down	Straps
GPIO16	SATA4GP	I/O	CORE	N	3.3V	GPI	PCH_GPIO16	Pull-up 10K to VCC3	No USE
GPIO17		I/O	CORE	N	3.3V	GPI	WLAN_PWRON	Pull-up 10K to VCC3	GPO
GPIO19		I/O	CORE	N	3.3V	GPI	PCH_GPIO19	Internal pull-up	Straps
GPIO20	PCIECLKRQ2#	I/O	CORE	N	3.3V	Native	PCH_GP20	Pull-down 10K to GND	Native
GPIO21	SATA0GP	I/O	CORE	N	3.3V	GPI	PCH_GPIO21	Pull-up 10K to VCC3	No USE
GPIO22	SCLOCK	I/O	CORE	N	3.3V	GPI	PCH_GPIO22	Pull-up 10K to VCC3	No USE
GPIO23	LDRQ1#	I/O	CORE	N	3.3V	Native	(NC)		No USE
GPIO24	Unmultiplexed	I/O	Suspend	N	3.3V	GPO	PCH_GPIO24	Pull-up 10K to 3VSB	No USE
GPIO25	PCIECLKRQ3#	I/O	Suspend	N	3.3V	Native	USB3_CLKRQ#	Pull-up 10K to 3VSB	Native
GPIO26	PCIECLKRQ4#	I/O	Suspend	N	3.3V	Native	PCIECLKRQ4#	(pull high)	Native
GPIO27	Unmultiplexed	I/O	Deep Sleep	N	3.3V	GPI	DSW_WAKE#	internal pull-up	GPI
GPIO28	Unmultiplexed	I/O	Suspend	N	3.3V	GPO	PLL_ODVR_EN	internal pull-up	Straps
GPIO29	SLP_LAN#	I/O	Suspend	N	3.3V	GPI	SLP_LAN#	Pull-up 10K to 3VSB	No USE
GPIO30	SUSPWRDNACK	I/O	Deep Sleep	N	3.3V	Native	SUSPWRACK	Pull-up 10K to 3VSB	Native
GPIO31	ACPRESENT	I/O	Deep Sleep	N	3.3V	GPI	AC_PRESENT	Pull-up 10K to 3VSB	No USE
GPIO32	CLKRUN#	I/O	CORE	N	3.3V	GPO	PM_CLKRUN#	Pull-up 8.2K to VCC3	
GPIO33	HDA_DOCK_EN#	I/O	CORE	N	3.3V	GPO	HDA_DOCK_EN#	Test Pin	No USE
GPIO34	STP_PCI#	I/O	CORE	N	3.3V	GPI	STP_PCI#	Pull-up 10K to VCC3	No USE
GPIO35	(Mobile Only)	I/O	CORE	N	3.3V	GPO	PCH_GPIO35	Test Pin	No USE
GPIO36	SATA2GP	I/O	CORE	N	3.3V	GPI	PCH_GPIO36	Pull-down 10K to GND	Straps
GPIO37	SATA3GP	I/O	CORE	N	3.3V	GPI	PCH_GPIO37	Pull-down 10K to GND	Straps
GPIO38	SLOAD	I/O	CORE	N	3.3V	GPI	PCH_GPIO38	Pull-up 10K to VCC3	No USE
GPIO39	SDATAOUT0	I/O	CORE	N	3.3V	GPI	GFX_DET		GPI
GPIO40	OC1#	I/O	Suspend	N	3.3V	Native	USB_OC1#	(pull high)	Native



MICRO-STAR INT'L CO.,LTD

MS-AC71

Size	Document Description	Rev
Custom	HDMI OUT	1.1
Date: Monday, January 10, 2011	Sheet 10 of 56	



[illegible]

The figure illustrates the USB-to-serial converter circuit. The top schematic shows the connection between the USB host and the microcontroller. The USB host's D+ and D- lines are connected to the MAX3232CPE (D18) via resistors R128 and R129. The MAX3232CPE is also connected to the MAX9845E (D19) via resistors R130 and R131. The MAX9845E is connected to the microcontroller's UART pins (TXD and RXD) via resistors R132 and R133. The bottom part of the figure shows the physical component placement on the PCB, with labels for USB1+, USB1-, USB0+, and USB0- pins.

[illegible]

REAR PANEL USB CONNECTOR FOR USB PORT 2,3

The figure consists of three diagrams illustrating the rear panel USB connector for USB Port 2,3.

Top Diagram: Internal Connector Wiring

This diagram shows the internal wiring of the USB connector. It includes a 4-pin connector (D17) and a 4-pin connector (D17). The wiring is as follows:

- Pin 1 (D17) is connected to SBD0+.
- Pin 2 (D17) is connected to SBD0-.
- Pin 3 (D17) is connected to SBD1+.
- Pin 4 (D17) is connected to SBD1-.
- Pin 1 (D17) is connected to SBD0+.
- Pin 2 (D17) is connected to SBD0-.
- Pin 3 (D17) is connected to SBD1+.
- Pin 4 (D17) is connected to SBD1-.

Middle Diagram: USB Connector Pinout


This diagram shows the USB connector pinout. The pins are labeled as follows:

- Pin 1: USB0+
- Pin 2: USB0-
- Pin 3: USB1+
- Pin 4: USB1-


Bottom Diagram: USB Connector Pinout

This diagram shows the USB connector pinout. The pins are labeled as follows:


- Pin 1: USB0+
- Pin 2: USB0-
- Pin 3: USB1+
- Pin 4: USB1-




Multi Touch




Webcam



SATA HDD





HDD & ODD Power



SYSTEM FAN

CPU FAN




MICRO-STAR INT'L CO.,LTD

MS-AC71


Size	Document Description	Rev
B	SATA /FAN Control	1.1
Date: Monday, January 10, 2011		

Sheet 23 of 56

VCC1_8REF



CPU_PLL_1_8



MICRO-STAR INT'L CO.,LTD

MS-AC71

Size
B

Document Description
ACPI Controller UPI

Rev
1.1

Date: Monday, January 10, 2011

Sheet 24 of 56

CPU SA Power





Table 3-10. VCCSA Decoupling Requirements

Capacitance	(Qty)	ESR (each)	ESL (each)	Filter	Placement	Notes
Aluminum Polymer 560µF	1	7mΩ	1.4nH	Output	As close to RM keep-out as possible	1
10µF 0805 XSR	2	3mΩ	0.51nH	Output	Inside processor socket cavity	1,2,3

Waitting CPU_VTT Ready



CP Power





Table 4-1. V1.05A_PCH Plane Decoupling Recommendations

Bulk decoupling Location	Qty x μF (size)	ESR, m
1.05S rail for VccCore & VccIO (dedicated)(AMT sku)	1x820uF	21mohm (bulk)
1.05A rail for VccASW (dedicated)(AMT sku)	2x22uF MLCC	
1.05S rail merge with 1.05A rail (non-AMT sku)	1x560uF 2x 22uF MLCC	7mohm (bulk)

Note: Bulk electrolytic capacitors (tantalum or aluminum based) render an aggregate ESR that matches the motherboard impedance budget. Other electrolytic capacitors that render motherboard impedance match can be deemed suitable as long as ripple current ratings and attach rate renders Bulk ESR not significantly different than those shown.









MICRO-STAR INT'L CO.,LTD

MS-AC71

Size Custom	Document Description CP /CPU_SA POWER	Rev 1.1
Date: Monday, January 10, 2011		Sheet 25 of 56

DDR III 1.5V POWER





1. $R_{ocset} = I_{out} \cdot DCR / I_{ocset}$; $I_{ocset} = 10\mu A$
If $DCR = 1m$; $I_{out} = 20A$, $R_{ocset} = 20A \cdot 1m / 10\mu A \rightarrow R_{ocset} = 2K$
2. $C_{sen} = L / R_{ocset} \cdot DCR$
If $DCR = 1m$; $L = 1U$, $C_{sen} = 1U / 2K \cdot 1m \rightarrow C_{sen} = 0.5U$





Table 3-6. VCCIO Decoupling Requirements

Capacitance	Qty	ESR (each)	ESL (each)	Filter	Placement	Notes
Aluminum Polymer 560μF	3	7mΩ	1.4nH	Output	Various. See layout figures	1
22μF 0805 X5R	9	5mΩ	0.55nH	Output	Inside processor socket cavity	1, 2, 3
0805 placeholders	16				Backside	





Modulize of NCP6151/NCP6131 COLAY (19V VR12)




BOOT VOLTAGE	
RESISTOR VALUE	BOOT VOLTAGE
10K	0V



PWM ADDRESS		
RESISTOR VALUE	SVID ADDRESS FOR VCOE RAIL	SVID ADDRESS FOR V_GT RAIL
10K	0000	0001
25K	0010	0011
45K	0100	0101
70K	0110	0111
95K	1000	1001
125K	1010	1011
165K	1100	1101




High Side D03-0480900-005 High Side D03-0903B4B-N03
Low Side D03-0480600-005 Low Side D03-0603B2B-N03




+CPU_VCCP Output Caps




+CPU_GFX Output Caps







+CPU_GFX:35A




+CPU_GFX Decoupling




LED (for Fintek 71882)



19V TO 12V








Trace list for layout==>Width:25 , Spacing:20




MICRO-STAR INT'L CO.,LTD			
MS-AC71			
Document Description	Rev		
ATX/EMI/HOTKEY/LED	1.1		
Monday, January 10, 2011	Sheet	30	of 56

SB_SINK
footprint:HS_37_8X37_8






CPU1_X1
CPU SOCKET



Optical Fiducial Marks-120




Mounting Holes



VRM SINK





GPU Stand off




Title			<Title>	
Size	Document Number	Rev	1.1	
Custom=Doc=				
Date:	Wednesday, January 12, 2011	Sheet	31	of 56


Reserve debug port 5020



PCH XDP



PCH XDP PWRGD/RESET






MICRO-STAR INT'L CO.,LTD

MS-AC71

Size	Document Description	Rev
Custom	XDP CPU & CP	1.1
Date: Monday, January 10, 2011		Sheet 32 of 56



```
XTAL_CTR:
Stuff R=48MHz CLK
Unstuff R=12MHz Crystal
```



MICRO-STAR INT'L CO.,LTD


MS-AC71

Size Custom	Document Description RT5159(Card Reader)	Rev 1.1
Date: Monday, January 10, 2011		Sheet 33 of 56




MICRO-STAR INT'L CO.,LTD		
MS-AC71		
Size A	Document Description SCALER(POWER)	Rev 1.1
Date: Monday, January 10, 2011		Sheet 35 of 56

Wireless LAN(Short Card)




TV TUNER(Long Card)



N11-0520040-A81

PCI ExpressR
Mini Card Electromechanical
Specification
Revision 1.2


H8
Spacer
Support
E28-1034010-RH




MICRO-STAR INT'L CO.,LTD



MS-AC71

Size	Custom	Document Description	Rev
		MINI-PCIE Slot	1.1
Date:	Monday, January 10, 2011	Sheet	36 of 56





4. MEMORY PARTITION A LOWER 32 BITS



MEMORY PARTITION A SIGNAL CONSTRAINTS

FBA_CL40	FBA_CL43	1	INDOT
FBA_CL42	FBA_CL49	1	INDOT
FBA_DGS_WPS	FBA_DGS0	1	INDOT
FBA_DGS_WB	FBA_DGS1	1	INDOT
FBA_DGS_WB1	FBA_DGS1	1	INDOT
FBA_DGS_WB1	FBA_DGS1	1	INDOT
FBA_DGS_WB1	FBA_DGS1	1	INDOT
FBA_DGS_WB2	FBA_DGS1	1	INDOT
FBA_DGS_WB1	FBA_DGS1	1	INDOT
FBA_DGS_WB3	FBA_DGS1	1	INDOT



MICRO-STAR INT'L CO.,LTD

MS-AC71


Description
VRAM-A LOWER

Size	Custom
------	--------

Document Description	Rev
VRAM-A LOWER	1.1


Date: Monday, January 10, 2011 Sheet 42 of 56

5. MEMORY PARTITION A UPPER 32 BITS



FBA_CLK1
242 ohm For N12M-GE
R397 162R1%0402-HE
R0402 COMMON

Differential Termination:
Minimize the stub length.



MICRO-STAR INT'L CO.,LTD

MS-AC71


Size
Custom

Document Description


VRAM-A UPPER

Rev
1.1

Date: Monday, January 10, 2011 Sheet 43 of 56

[illegible][illegible][illegible]

7. MEMORY PARTITION B UPPER 32 BITS



FBB_CLK1	FBB_CLK1	1	BOOFF
FBB_CLK1*	FBB_CLK1	1	BOOFF
FBB_DQS_WP4	FBB_DQS4	1	BOOFF
FBB_DQS_WP5	FBB_DQS5	1	BOOFF
FBB_DQS_WP6	FBB_DQS6	1	BOOFF
FBB_DQS_WP7	FBB_DQS7	1	BOOFF
FBB_DQS_WP8	FBB_DQS8	1	BOOFF
FBB_DQS_WP9	FBB_DQS9	1	BOOFF
FBB_DQS_WP10	FBB_DQS10	1	BOOFF
FBB_DQS_WP11	FBB_DQS11	1	BOOFF
FBB_DQS_WP12	FBB_DQS12	1	BOOFF
FBB_DQS_WP13	FBB_DQS13	1	BOOFF
FBB_DQS_WP14	FBB_DQS14	1	BOOFF
FBB_DQS_WP15	FBB_DQS15	1	BOOFF
FBB_DQS_WP16	FBB_DQS16	1	BOOFF
FBB_DQS_WP17	FBB_DQS17	1	BOOFF
FBB_DQS_WP18	FBB_DQS18	1	BOOFF
FBB_DQS_WP19	FBB_DQS19	1	BOOFF
FBB_DQS_WP20	FBB_DQS20	1	BOOFF
FBB_DQS_WP21	FBB_DQS21	1	BOOFF
FBB_DQS_WP22	FBB_DQS22	1	BOOFF
FBB_DQS_WP23	FBB_DQS23	1	BOOFF
FBB_DQS_WP24	FBB_DQS24	1	BOOFF
FBB_DQS_WP25	FBB_DQS25	1	BOOFF
FBB_DQS_WP26	FBB_DQS26	1	BOOFF
FBB_DQS_WP27	FBB_DQS27	1	BOOFF
FBB_DQS_WP28	FBB_DQS28	1	BOOFF
FBB_DQS_WP29	FBB_DQS29	1	BOOFF
FBB_DQS_WP30	FBB_DQS30	1	BOOFF
FBB_DQS_WP31	FBB_DQS31	1	BOOFF
FBB_DQS_WP32	FBB_DQS32	1	BOOFF
FBB_DQS_WP33	FBB_DQS33	1	BOOFF
FBB_DQS_WP34	FBB_DQS34	1	BOOFF
FBB_DQS_WP35	FBB_DQS35	1	BOOFF
FBB_DQS_WP36	FBB_DQS36	1	BOOFF
FBB_DQS_WP37	FBB_DQS37	1	BOOFF
FBB_DQS_WP38	FBB_DQS38	1	BOOFF
FBB_DQS_WP39	FBB_DQS39	1	BOOFF
FBB_DQS_WP40	FBB_DQS40	1	BOOFF
FBB_DQS_WP41	FBB_DQS41	1	BOOFF
FBB_DQS_WP42	FBB_DQS42	1	BOOFF
FBB_DQS_WP43	FBB_DQS43	1	BOOFF
FBB_DQS_WP44	FBB_DQS44	1	BOOFF
FBB_DQS_WP45	FBB_DQS45	1	BOOFF
FBB_DQS_WP46	FBB_DQS46	1	BOOFF
FBB_DQS_WP47	FBB_DQS47	1	BOOFF
FBB_DQS_WP48	FBB_DQS48	1	BOOFF
FBB_DQS_WP49	FBB_DQS49	1	BOOFF
FBB_DQS_WP50	FBB_DQS50	1	BOOFF
FBB_DQS_WP51	FBB_DQS51	1	BOOFF
FBB_DQS_WP52	FBB_DQS52	1	BOOFF
FBB_DQS_WP53	FBB_DQS53	1	BOOFF
FBB_DQS_WP54	FBB_DQS54	1	BOOFF
FBB_DQS_WP55	FBB_DQS55	1	BOOFF
FBB_DQS_WP56	FBB_DQS56	1	BOOFF
FBB_DQS_WP57	FBB_DQS57	1	BOOFF
FBB_DQS_WP58	FBB_DQS58	1	BOOFF
FBB_DQS_WP59	FBB_DQS59	1	BOOFF
FBB_DQS_WP60	FBB_DQS60	1	BOOFF
FBB_DQS_WP61	FBB_DQS61	1	BOOFF
FBB_DQS_WP62	FBB_DQS62	1	BOOFF
FBB_DQS_WP63	FBB_DQS63	1	BOOFF
FBB_DQS_WP64	FBB_DQS64	1	BOOFF
FBB_DQS_WP65	FBB_DQS65	1	BOOFF
FBB_DQS_WP66	FBB_DQS66	1	BOOFF
FBB_DQS_WP67	FBB_DQS67	1	BOOFF
FBB_DQS_WP68	FBB_DQS68	1	BOOFF
FBB_DQS_WP69	FBB_DQS69	1	BOOFF
FBB_DQS_WP70	FBB_DQS70	1	BOOFF
FBB_DQS_WP71	FBB_DQS71	1	BOOFF
FBB_DQS_WP72	FBB_DQS72	1	BOOFF
FBB_DQS_WP73	FBB_DQS73	1	BOOFF
FBB_DQS_WP74	FBB_DQS74	1	BOOFF
FBB_DQS_WP75	FBB_DQS75	1	BOOFF
FBB_DQS_WP76	FBB_DQS76	1	BOOFF
FBB_DQS_WP77	FBB_DQS77	1	BOOFF
FBB_DQS_WP78	FBB_DQS78	1	BOOFF
FBB_DQS_WP79	FBB_DQS79	1	BOOFF
FBB_DQS_WP80	FBB_DQS80	1	BOOFF
FBB_DQS_WP81	FBB_DQS81	1	BOOFF
FBB_DQS_WP82	FBB_DQS82	1	BOOFF
FBB_DQS_WP83	FBB_DQS83	1	BOOFF
FBB_DQS_WP84	FBB_DQS84	1	BOOFF
FBB_DQS_WP85	FBB_DQS85	1	BOOFF
FBB_DQS_WP86	FBB_DQS86	1	BOOFF
FBB_DQS_WP87	FBB_DQS87	1	BOOFF
FBB_DQS_WP88	FBB_DQS88	1	BOOFF
FBB_DQS_WP89	FBB_DQS89	1	BOOFF
FBB_DQS_WP90	FBB_DQS90	1	BOOFF
FBB_DQS_WP91	FBB_DQS91	1	BOOFF
FBB_DQS_WP92	FBB_DQS92	1	BOOFF
FBB_DQS_WP93	FBB_DQS93	1	BOOFF
FBB_DQS_WP94	FBB_DQS94	1	BOOFF
FBB_DQS_WP95	FBB_DQS95	1	BOOFF
FBB_DQS_WP96	FBB_DQS96	1	BOOFF
FBB_DQS_WP97	FBB_DQS97	1	BOOFF
FBB_DQS_WP98	FBB_DQS98	1	BOOFF
FBB_DQS_WP99	FBB_DQS99	1	BOOFF
FBB_DQS_WP100	FBB_DQS100	1	BOOFF




MICRO-STAR INT'L CO.,LTD

MS-AC71


Size	Document Description	Rev
Custom	VRAM-A UPPER	1.1
Date: Monday, January 10, 2011	Sheet 45 of 56	

8. MEMORY DECOUPLING CAPS


DECOUPLING CAPS FOR ONE MEMORY OF PARTION A LOWER BITS 0-15




DECOUPLING CAPS FOR ONE MEMORY OF PARTION B LOWER BITS 0-15




DECOUPLING CAPS FOR ONE MEMORY OF PARTION A LOWER BITS 16-31




DECOUPLING CAPS FOR ONE MEMORY OF PARTION B LOWER BITS 16-31




DECOUPLING CAPS FOR ONE MEMORY OF PARTION A UPPER BITS 32-47




DECOUPLING CAPS FOR ONE MEMORY OF PARTION B UPPER BITS 32-47




DECOUPLING CAPS FOR ONE MEMORY OF PARTION A UPPER BITS 48-63




DECOUPLING CAPS FOR ONE MEMORY OF PARTION C UPPER BITS 48-63





10. DP LINKS CD, LINK EF




MICRO-STAR INT'L CO.,LTD

MS-AC71

Size Custom	Document Description GPU DP_LINK	Rev 1.1
Date: Monday, January 10, 2011		Sheet 48 of 56

12. GPIO, JTAG, TEMP SENSOR, Info ROM




MICRO-STAR INT'L CO.,LTD

MS-AC71


Size Custom	Document Description GPU GPIO/JTAG/TEMP SENSOR
Date: Monday, January 10, 2011	Sheet 49 of

13. LVDS, VBIOS



Mode	Multi_strap_ref1_GND	Multi_strap_ref0_GND
Binary Production	40.2K 1% to GND	NC
Multi-Level	40.2K 1% to GND	40.2K 1% to GND

14. MIOA, MIOB, GPU VDD/DCPLNG/GND




MICRO-STAR INT'L CO.,LTD

MS-AC71

Size Custom	Document Description GPU MIO/VDD Decoupling	Rev 1
Date: Monday, January 10, 2011		Sheet 51 of 56

17. STRAPS, MOUNTING HOLES


STRAP0 was defined to select LVDS panel, if EDID was saved through VBIOS,
PD 5K = 0000 (It means EDID save table 0)



STRAP0

STRAP1

STRAP2



ROM_SO

ROM_SI

ROM_SCLK

STRAP2 should 25K PD (N12P-GS: 0DF4) => 0100
15K PU (N12M-GE-B:0A7A) =>1010

USER_BIT0
USER_BIT1
USER_BIT2
USER_BIT3

Default All SKU(s):
0xF = 45K PU
LVDS Panel EDID Mode

3GIO_PADCFG_LUT_ADR0
3GIO_PADCFG_LUT_ADR1
3GIO_PADCFG_LUT_ADR2
3GIO_PADCFG_LUT_ADR3

Set at HW reset by the PEX_PADCFG Circuit
0x0: Desktop default (normal swing) - 5k PD
0x1: Mobile default (low swing) - 10k PD

PCDEVID_3[0] Definitions (Note Actual DEVID set also depends on PCI_DEVID_4)									
GT218					GT216				
PCI_DEVID_1	1000	5K	PU	GT218-700	1000	5K	PU	GT216-600	GF108
	0100	25K	PD	GT218-730	0100	25K	PD	GT216-630	
PCI_DEVID_2					1100	25K	PU	GT216-640	GF108-630
					1100	25K	PU	GT216-950	

VGA_DEVICE
SMB_ALT_ADDR
FB_0_BAR_SIZE
XCLK_417

0: 3D DEVICE
1: VGA DEVICE

Set at HW reset by the Device Detect Circuit

0: Thermal Sensor ADR = 0x9E
0: Default

0: Default

0x1 = 10K PD

RAM_CFG[3:0] Definitions									
GT215/6					GT215/6				
RAM_CFG_0	0000	5K	PD	Reserved	DEFAULT	0001	Reserved	1001	Reserved
	0001	10K	PD	Reserved		0001	64Mx16 128-bit 10K PD Qimonda	1001	64Mx16 64-bit 10K PU Qimonda
	0010	15K	PD	Reserved		0010	64Mx16 128-bit 15K PD Hynix	1010	64Mx16 64-bit 15K PU Hynix
	0011	20K	PD	SAMSUNG		0011	64Mx16 128-bit 20K PD Samsung	1011	64Mx16 64-bit 20K PU Samsung
RAM_CFG_1	0100	25K	PD	Reserved	DEFAULT	0100	Reserved	1100	Reserved
	0101	30K	PD	Reserved		0101	32Mx16 128-bit 30K PD Qimonda	1101	128Mx16 64-bit 30K PU Qimonda
	0110	35K	PD	Reserved		0110	32Mx16 128-bit 35K PD Hynix	1110	128Mx16 64-bit 35K PU Hynix
	0111	45K	PD	SAMSUNG		0111	32Mx16 128-bit 45K PD Samsung	1111	128Mx16 64-bit 45K PU Samsung




PEX_PLL_EN_TERM100
SLOT_CLK_CONFIG
SUB_VENDOR
PCI_DEVID_EXT

0: DISABLED
1: GPU and MCH COMMON REFCLK
1: VBIOS ROM IS PRESENT
0: PCDEVID[4] = 0 or 1 (SKU Specific)

0x6 = 35K PD PCDEVID_EXT=0
0xE = 35K PU PCDEVID_EXT=1

GND			3V3
5K	0000		1000
10K	0001		1001
15K	0010		1010
20K	0011		1011
25K	0100		1100
30K	0101		1101
35K	0110		1110
45K	0111		1111




EDP POWER



MICRO-STAR INT'L CO.,LTD





MS-AC71


Size	Document Description	Rev
Custom	EDP CONNECTOR	1.1
Date:	Monday, January 10, 2011	Sheet 53 of 56



LVDS_VDDEN# = LO Power ON

LVDS_VDDEN# = HI Power OFF





0A to 1.0

(2010/11/24)

Page.04	Dummy C96
Page.16	Dummy D8
Page.16	Add Q103,Q932(Dummy)
Page.20	Modify LAN1's pin L1 connect to net "LINK100#"
Page.20	Modify LAN1's pin L2 connect to net "LINK100#"
Page.23	Change part reference "SATA2" to "SATA0"
Page.26	Change R719 from 10.2Kohm to 11Kohm
Page.27	Change C199 from 22pF to 100pF
Page.27	Change R271 from 39Kohm to 62Kohm
Page.27	Change R314 from 100ohm to 0ohm
Page.27	Dummy R313
Page.28	Change C24 from 820pF to 470pF
Page.28	Change C40 from 680pF to 220pF
Page.28	Change R66 from 4.02Kohm to 2.2Kohm
Page.28	Change C52 from 1000pF to 1500pF
Page.28	Change C48 from 820pF to 1500pF
Page.28	Change C54 from 2200pF to 680pF
Page.28	Change R84 from 35.7Kohm to 47Kohm
Page.28	Change R75 from 3Kohm to 7.32Kohm
Page.28	Change R80 from 9.1Kohm to 14Kohm
Page.29	Stuff C623,C624,C633,C634
Page.29	Change R293 from 20Kohm to 7.15Kohm
Page.29	Change R288 from 0ohm to 10Kohm
Page.29	Change R294 from 0ohm 0402 to 16.5Kohm 0603 and stuff it
Page.29	Stuff C208
Page.30	Change DC_JACK1's pcb footprint from "MINIDINI_4" to "DCJACK_5"
Page.38	Change R406 from 75Kohm to 43.2Kohm
Page.38	Change R407 from 43.2Kohm to 75Kohm
Page.39	Change PC8,PC9 from 1uF to 0.1uF and dummy
Page.39	Change PR8,PR9 from 36Kohm to 20Kohm and dummy
Page.39	Dummy Q36,R531,R532
Page.39	Change R530 and R930 from 49.9ohm to 0ohm
Page.39	Add R933 and R934

(2010/11/26)

Page.10	Add R935,R936
---------	---------------

(2010/11/29)

Page.39	Add EC46
---------	----------

(2010/11/30)

Page.22	Add C933
Page.22	D2, D16, D17, U31 change to D0G-0200529-A68
Page.31	Add EMI1,EMI2,EMI3,EMI4,MEI5
Page.38	U16, U19 change to D0G-25B050C-A68

(2010/12/01)

Page.13	Delete TP8,TP9,TP6,TP7,TP17,TP41,TP64
Page.13	CGPT1 pin A54/A52/F57/D57/A4/BM57/BP1 connect to GND
Page.19	Add C934,C935,C936
Page.26	Stuff EC3
Page.31	Add EMI6
Page.32	Change JXDP1's pcb footprint from "2X30_XDP_CONN" to "2X30_XDP_CONN_TEST"
Page.38	Add R937,R938

(2010/12/06)

Page.38	Dummy R487
---------	------------

(2010/12/07)

Change R936,R929,C933,C934,C935,C936 ASM-LEVEL FROM 5010 to 5020
--

(2010/12/11)

Change R288 from 0ohm to 10Kohm again (BOM Issue)

1.0 to 1.1

(2010/12/22)

Page.31	Add SB_SINK
Page.38	Change R412 from 49.9Kohm to 0ohm & Dummy R406,R407,R411(Auto mode)
Page.53	Modify EDPI's pin 11,12,30 connect to +12V

(2010/12/23)

Page.23	Change CPU FAN from SIO FAN1 to SIO FAN2
Page.23	Change SYS FAN from SIO FAN2 to SIO FAN1

(2010/12/27)

Change CGPT1's P/N from "OB1-7728001" to "B01-00H6105-I06"	
Page.48	Delete Q69,R421
Page.48	Change R809 from 20Kohm to 100Kohm
Page.48	Change R425 from 200Kohm to 1Kohm
Page.38	Change USB1's footprint from "USB_D18_V3_0" to "USB_A2_18_1"
Page.29	add power solution c937 c938

(2011/1/7)

NEC 3.0 K/B MOUSE S3 WAKE UP SOLUTION
UNSTUFF : R378 R457 R477 R515
STUFF : Y5 C320 C310 R511

OSD Backlight control
UNSTUFF : Q51 R649
STUFF : R667
Change : R652 10K--> 0

(2011/01/10)

Page.31	Change CPU1_X1's P/N from "E21-AE12010-L06" to "E21-S016010-L06"
---------	--

Title			
<Title>			
Size	Document Number		Rev
Customer	Doc		1.1
Date	Monday, January 10, 2011	Sheet 56 of 56	